Abstract-Class-E RF power amplifiers (PAs) are very power efficient under nominal operating conditions. Due to incorporating two tuned tanks, the dependence on the load impedance is, however, relatively large, resulting in, e.g., load-dependent output power, power efficiency, peak voltages, and peak (and average) currents which can lead to reliability issues. This paper presents load-pull analyses for class-E RF PAs from a mathematical perspective, with analyses and discussions of the effects of the most common nonidealities of class-E PAs: the limited loaded quality factor ( Q loaded ) of the series filter, switch ON-resistance, the limited quality factor of the dc-feed inductor, load mismatch-dependent switch conduction loss, and the limited negative voltage excursions (due to, e.g., the reverse conduction of the switch transistor for negative voltage excursions). The theoretical findings are backed up by extensive circuit simulations and load-pull measurements of a class-E PA implemented in 65-nm CMOS technology. The PA provides 18.1-dBm output power and 72% efficiency at 1.4 GHz under nominal operating condition employing an off-chip matching network.
I. INTRODUCTION

S
WITCHED-mode power amplifiers (SMPAs) have shown great potential for power efficient amplification of RF signals in the past years [1] . Most types of SMPAs incorporate a number of resonant tanks both to ensure, e.g., zero voltage switching (ZVS) and zero slope switching (ZSS) conditions and to ensure the waveform shaping of the output signal [1] - [4] . SMPAs are usually designed for nominal operating conditions where they hence reach optimum performance.
For nonnominal load conditions, the resonant tanks in the SMPAs may get detuned which leads to degraded performance in terms of output power and power efficiency. Closely related to this, detuned tanks result in nonnominal voltage excursions across the switch and nonnominal currents through the switch that may lead to the increased degradation of the switch. For RF PAs, a typical load mismatch due to changing antenna The authors are with the Department of Electrical Engineering, Mathematics and Computer Science, University of Twente, 7500 AE Enschede, The Netherlands (e-mail: a.ghahremani@utwente.nl; ali.ghahremani85@gmail.com).
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Digital Object Identifier 10.1109/TMTT.2018.2873702 environments is the major external effect causing nonnominal operating conditions [5] - [7] . The sensitivity of the class-E PAs to circuit component variations was studied in [8] and [9] . In [8] and [9] , from a load mismatch point of view, the effect of the load mismatch was investigated for very specific cases of having a mismatch (only) on the real part or (only) on the imaginary part of the PA load, separately. However, under load mismatch and for high-voltage standing wave ratios (VSWRs), both the real and imaginary parts of the PA load (simultaneously) can heavily change. The study provided in [8] was also employed in [10] and [11] to mathematically analyze outphasing class-E PAs. However, the derivations are for specific cases of class-E PAs, assuming an infinite and ideal dc-feed inductor, an ideal lossless switch, and 50% duty cycle while no reliability related issues were addressed.
Some of the well-known nonidealities on the actual implementation of the class-E SMPAs were studied previously. The effect of the switch conduction loss on the performance of the class-E PAs can be found in [12] - [14] . The work in [12] aims at designing class-E PAs with sufficiently low maximum voltages and sufficiently high efficiencies with optimizing the switching conditions, while Acar et al. [13] , [14] study the effect of the switch conduction loss for specific switching conditions (ZVS and ZSS in [13] and ZSS only in [14] ). The limited negative voltage excursions across the switch was briefly discussed in [8] for the specific cases of class-E PAs. The work in [15] and [16] utilizes a parallel diode to (intentionally) shunt negative voltage excursions across the switch when changing the real part of the load from its nominal value to zero. However, the work in [15] and [16] holds for a limited range of the loads (only real loads in the range of zero to the nominal value) for a class-E amplifier designed with an infinite dc-feed inductor operating at low frequencies (below several MHz). The effects of the limited Q loaded on the design equations of a class-E PA can be found in [17] , however, again, for a specific switching conditions (ZVS and ZSS).
Ghahremani et al. [18] used the load-pull contours of the ideal class-E PAs to (mathematically) generalize the theory of the outphasing class-E PAs and to improve the back-off efficiency of such PAs. There, only the results of ideal load-pull analyses for a (very) limited area of the class-E PA loads (on the Smith chart) were discussed without providing the derivations of the contours. This paper presents the mathematical analyses of the effect of load mismatch on 0018-9480 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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the behavior, performance, and reliability of class-E SMPAs, complemented by simulation and measurement results. In the mathematical analyses in this paper, the class-E amplifiers are kept as general as possible, hence with arbitrary finite dc-feed inductor, arbitrary duty cycle, and arbitrary switching conditions (ZVS and ZSS are not required to be satisfied for the nominal load) and also including the most common nonidealities in actual class-E PA implementations. The nonidealities include the loss of the dc-feed inductor (represented by the quality factor of the inductor), the conduction loss of the switch, the limited loaded quality factor of the output series filter (Q loaded ), limited negative voltage excursions across the switch, and the dependence of the switch conduction loss on the load mismatch. The objectives of this paper include, first, developing a basic yet general theoretical model to study the load mismatch sensitivity of class-E PAs and, second, providing the theory behind the load-pull contours employed in the outphasing class-E PA work in [18] . The model is not limited to any specific frequency, output power level, technology nor to any specific class-E design parameters. This basic model provides a(n initial) picture of the load mismatch effects by providing load-pull like a representation of various performance and reliability related metrics of a class-E PA. We (re)normalize voltages, power levels, and currents and use the Smith chart representations to be as independent of frequency, power, and technology as possible. The presented general model is followed by a case study utilizing the model to study load mismatch effects on a class-E PA. For the case study, practical class-E design parameters are assumed and from there the impact of changing the so-called relative resonance frequency q and the duty cycle scaling factor d [19] are discussed. Nonidealities further impact the class-E behavior. In contrast to [8] , [12] - [14] , and [17] , the impact of the most dominant nonidealities are analyzed for the load mismatch with VSWRs up to 20 using theoretical derivations and simulations and for VSWRs up to 10 in measurements. Finally, load-pull measurement results on a class-E PA implemented in the 65-nm CMOS technology confirm our model and analyses of the impact of the nonidealities.
The switch in class-E PAs is usually implemented with one or multiple transistors. The maximum voltage that the transistor can handle (determined by the technology) puts a limit on supply voltage V DD [12] . The size of the transistor and the metal routings are designed by finding the best compromise between the area (parasitics), power efficiency, and electromigration rules (see [20] , [21] ). To achieve high output power, power efficiency, and lifetime, V DD and the transistors are typically designed to marginally handle the maximum switch voltage and the maximum switch current. In that case, higher-than-nominal values for the switch voltage (leading to, e.g., oxide breakdown in CMOS technology) and for the switch current (leading to, e.g., electromigration) cause reliability issues [22] - [24] . These reliability issues can be alleviated by inducing design margins at the cost of, e.g., lower output power and lower power efficiency. The load-pull like a representation of the reliability related metrics of a class-E PA in this paper allows to optimize design margins to handle specific mismatch conditions and, as a result, allows to define a safe operating area for the class-E PA on the Smith chart.
There are numerous papers on the derivation of the design equations of the class-E PAs and the changing of the design parameters on the performance and the reliability of the class-E PAs. Design equations for the arbitrary finite dc-feed inductor, arbitrary duty cycle, and ZVS and ZSS conditions can be found in [19] . References [14] and [25] - [28] derive similar equations but for more relaxed switching conditions; only ZVS or ZSS is satisfied. The effect of changing the design parameters d and q on the design equations was discussed in [29] for ZVS and ZSS conditions, and [20] studied the effect of changing d for the ZVS condition. Under load mismatch conditions, the ZVS and ZSS conditions are violated. Therefore, to be able to mathematically study load mismatch effects, new mathematical design equations for general/arbitrary switching conditions were derived similar to [12] but now also including the loss of the dc-feed inductor as well as the switch conduction loss. The outline of this paper is described as follows.
Section II presents a brief recap on the basics of class-E SMPAs. The mathematical foundation underlying the results in Section II is extended in Section III, to be able to mathematically derive the effects of load mismatch on the performance of class-E SMPAs. Section IV presents the analyses of the effects of load mismatch, presented in load-pull plots, on output power, power efficiency, and the switch voltage and switch current. For the theoretical part in this section, the infinite loaded quality factor for the series tank (Q loaded ) is assumed [19] . This section includes simulation results and discussions of the effect of a finite Q loaded for the series tank, assuming Q loaded = 5 under nominal load condition.
Section V combines the load-pull effects on the maximum switch voltage and current from Section IV to determine the safe operation region for class-E PAs. The impact of a few nonidealities that occur in actual SMPA circuit implementations is discussed in Section VI. Finally, load-pull measurement results of a class-E PA implemented in the 65-nm CMOS technology at 1.4 GHz are given in Section VII. The overall conclusions are summarized in Section VIII.
II. CLASS-E PA BASICS
Class-E PAs are switched-mode RF amplifiers, which in a simplified form consist of a switch and two LC tanks. In Fig. 1(a) , the MOS transistor with its square wave input signal implements the switch, while L and C form the primary resonance tank and L 0 and C 0 form the bandpass filter (second tank) tuned to the transmit band.
The switch transistor is driven by (ideally) a square wave signal defined as [19] 
where d is a real number in the interval [0, 2] and d = 1 corresponds to 50% duty cycle and where ω 0 is the driving square wave angular frequency. For conventional ZVS and ZSS class-E PAs [30] , [31] , parameters α and β in Fig. 1(b) are zero. The general ZVS or ZSS conditions do not need to be satisfied leading to nonzero α and β, which are defined as [14] , [25] 
where v C is the drain (switch) voltage and V DD is the supply voltage. 1 For ideal class-E operation, the load impedance R + j X, the (angular) signal frequency ω 0 , supply voltage V DD , output power level P out , and a number of properties of the Class-E PA itself must be well chosen. PA properties to be well chosen including duty cycle d, switch ON-resistance R ON , and component values.
For general switching conditions, the relationships between all class-E PA parameters are formulated in [12] is so-called the K -design set (see Table I ). In [12] , all K -values in the K -design set are nonlinear functions of parameters q, d, m, α, and β. The parameters q, d, and m are, respectively, the relative resonance frequency of the LC tank, the duty cycle scaling factor as defined in Fig. 1 and the relative switch
1 In this paper the analysis is conducted at a constant supply voltage.
The first part of this paper mathematically describes the effects of load impedance mismatch on the behavior of class-E PAs, in terms of reliability, output power, and efficiency. For this, a nominal class-E PA is subjected to nonnominal load impedance conditions. To do this in a mathematical way, the parameters q, d, m, α, β, and also the quality factor of the dc-feed inductor L (Q L ) are taken as the inputs to the K -design set and a full K = K (q, d, m, Q L , α, β) design set was derived in a similar way as in [12] - [14] , [19] , [20] , and [25] but now geared toward load-pull style analyses. To include the parameter Q L in the analysis, we assume a resistance r L in series with inductor L, shown in Fig. 1(a) , where
we have r L → 0, and hence, Q L → ∞. The full derivation of the K -design set is not the topic of this paper, and only a short review in the context of load mismatch is given in Section III.
III. NON-ZVS AND NON-ZSS CLASS-E PA
To satisfy predetermined switching conditions of a class-E PA (e.g., ZVS and ZSS), a specific (nominal) load should be presented to the PA [14] , [19] , [25] . As a result of a nonnominal load, the switching conditions change. In this section, we consider class-E PAs with an arbitrary switching condition.
The switching conditions of the non-ZVS and non-ZSS class-E PA are shown in Fig. 1 and are mathematically given in (2) and (3). For simplicity, a few assumptions are made similar to the approach in [13] . First, the switch ON-resistance R ON is assumed to be constant, while the OFF-state resistance is assumed to be infinite. Note that real power losses are only due to nonzero R ON , nonzero r L , and discharging capacitor C at the switching moment. Second, a high loaded quality factor for the series filter L 0 -C 0 , i.e., Q loaded = (L 0 ω 0 /R) → ∞, is assumed in the theoretical analyses, for which the load current, i R , in Fig. 1 can be assumed to be sinusoidal, i.e., i R = I R sin(ω 0 t + ϕ).
A full mathematical derivation of the switch voltage v C (t)
can be readily derived by performing KCL at the switching node v C and using the continuity of the capacitor voltage v C and the inductor current i L at the switching moments. The switch current for the time period that the switch is closed,
it can be shown that
2 e s r ω 0 t sin(s i ω 0 t)
where 
1,2 , p, and the initial phase ϕ depend on all K -design set parameters q, d, m, Q L , α, and β (not shown here for length reasons).
A. K -Design Set Summary
The power delivered by the supply voltage is ideally fully dissipated in the load. However, a nonzero switch ON-resistance, limited Q L , and non-ZVS conditions give rise to extra power dissipation, making up losses. Denoting the average supply current as I 0 , i.e., i L (t) = I 0 , and denoting the output power and loss power, respectively, as P out and P Loss , then in equation
For an ideal switch with R ON = 0 (m = 0) and an ideal dc-feed inductor with Q L → ∞, (12) reduces to the power loss due to the discharging capacitor C
Using (9) and (12) along with the definition of q and K L in Table I , K L can be obtained as
where
is the switch voltage during the ON-state and i L is the supply current, as shown in Fig. 1 . Equation (14) can be explicitly rewritten into
. (15) Substituting I R = (2P out /R) 1/2 into (6), then yields
. (16) K X was derived in [13] as
where V X and V R are two quadrature Fourier components of the switch voltage. Following a similar approach as in [13] yields an expression for K X that depends only on K -design set parameters.
B. Waveform Maxima
The switch current in the time interval of 0 ON is given in (7) . The maximum switch current, I smax , can be written as
where f I 1 is a function of K -design set parameters (not shown here for length reasons). Using (4)- (6), (18) can be rewritten to obtain the maximum switch current normalized to I 0
where f I 2 = (I 0 /I R ) depends only on K -design set parameters and can be derived from (11) along with the definition of q and p, which is not shown here for length reasons. An expression for the switch voltage in the time interval of 0 < ω 0 t < 2π is given in (7) and (8). Straightforward calculus yields the location of the maximum and the minimum of the switch voltage. The maximum and the minimum in the normalized switch voltage can then be written as a function of K -design set parameters that are not shown here again for length reasons.
C. Efficiency
The drain efficiency is given by η = 1 − P Loss /(V DD I 0 ). Using (4), (6) , (12) , and f I 2 = I 0 I R , this relation can be written as
which only depends on the K -design set parameters. For an ideal switch, with R ON = 0, and an ideal dc-feed inductor, with Q L → ∞, (20) can be simplified to
D. Non-ZVS and Non-Zss Class-E Summary
Sections III-A-III-C showed that the performance of class-E PAs is affected by K -design set parameters d, q, m, Q L , α, and β. Parameters d, q, m, and Q L are typically fixed by the design, as the parameters α and β assuming the nominal load impedance. Due to load impedance (antenna) mismatch, parameters α, and β change which in effect will deterministically change the performance of the class-E PA according to the relations listed in Sections III-A-III-C. In-depth analyses of these load-pull effects for class-E PAs are described in Section IV. Lossless reciprocal matching network transforms the antenna impedance Z A , represented by its nominal value Z A,nom = 50 to the PA load Z , represented by its nominal value Z nom = R + j X.
IV. ANTENNA LOAD MISMATCH EFFECTS ON CLASS-E PERFORMANCE
A. Effects on PA Load
Without loss of generality, we assume a class-E PA that is designed for a certain set of nominal conditions (α = α nom and β = β nom ) with arbitrary d, q, m, and Q L . For this class-E PA, there is a specific nominal K -design set with elements
, where Z nom = R + j X is the nominal load impedance for the nominal output power P out,nom with nominal efficiency η nom .
This nominal load impedance Z nom is typically transformed into a nominal Z A,nom = 50 antenna impedance using a matching network (see Fig. 2 ). For simplicity reasons, in this paper, a lossless reciprocal matching network is assumed. The reflection coefficient at the antenna feed point due to changing antenna impedance is then
. Any mismatch at the antenna (cross section AA in Fig. 2 ) will change the PA load Z . For normalization purposes, we rewrite Z as
where k > 0 and k are two real numbers and for the nominal load condition k = 1 and
We introduce an impedance Z at cross sections BB in Fig. 2
For lossless reciprocal matching networks, it can be shown in [32] that
Note that this relation implies that-after renormalization of the reference impedance from Z A,nom at the antenna plane to R at cross section BB in Fig. 2 -each constant-| Z A | circle maps onto a constant-| Z | circle with the same radius in a Smith chart.
Using (23)- (25) along with the definition of VSWR at cross section AA in Fig. 2 
as VSWR
For any positive real number a, the range of k and k (k − k surface) and as a result the range of the PA loads Z for which VSWR Z A ≤ a follows straightforwardly from (26) .
B. K-Design Set
The load impedance seen by the class-E PA is defined in (22) . The values of the K -design set elements under mismatch conditions, K L , K C , K X , K P , can now be calculated as a function of k and k (and hence VSWR Z A ) as follows:
where P out and P out,nom are the output power under mismatch and nominal conditions, respectively. The values of α and β corresponding to this K -design set under mismatch conditions determine the performance of the PA with load mismatch. With the above-mentioned equations, these α and β are functions of k and k and can be calculated from (27) and (29) by solving
where the K -design set equations are summarized in Section III-A. Having the values of α and β, all performance parameters of the PA are known. Hence, for a specific range of antenna load impedances, properties such as output power, efficiency, and maximum switch voltage and current follow.
C. Case Study: High-Power High-Efficiency Class-E PA Under Antenna Load Mismatch Conditions
For high output power and high efficiency, a class-E PA is conventionally designed to have q = 1.412, 50% duty cycle (d = 1), ZVS (α = 0), and ZSS (β = 0) [19] . We assume a lossless reciprocal matching network that matches the nominal load impedance for this PA to a nominal antenna impedance. The nominal K -design set elements and the nominal PA performance metrics P out,nom , η nom , the maximum switch voltage, and the maximum switch current under nominal conditions are shown in Table II for two different values of switch ONresistance, as defined in (5), and Q L . The performance of the class-E PAs for the two different switch ON-resistances and two different Q L s as listed in Table II are examined as follows.
Due to the complexity of (31) and (32), a closed-form equations for α and β are not derived in this paper (if they can be derived at all). Instead, for the design parameters in Table II , we use graphical representations and discuss the effect of the parameters m and Q L . Using a numerical solver to solve (31) and (32), constant α and β contours for VSWR Z A < 20 are shown in Fig. 3 where each Smith chart corresponds to a different value for m and Q L . In all Smith charts, the center points correspond to the nominal load impedance and (for this case study) to α = β = 0. For illustration purposes, the circles for VSWR Z A = 2, VSWR Z A = 5, VSWR Z A = 10, and VSWR Z A = 20 are also shown in Fig. 3 . Fig. 3 shows that for a lossless switch and Q L → ∞, the value of α can change between −7 and 7 for VSWR Z A ≤ 10, while the value of β is in the range of −2.3-21. This implies that ZVS and ZSS conditions are heavily violated with increasing VSWR Z A . With increasing the switch loss (increasing m) and dc-inductor loss (reducing Q L ), the ranges of α and β reduce.
In the following, the effect of load mismatch on output power, efficiency, and maximum switch voltage and 
current is presented. This is done using the theory in Sections III, IV-A and IV-B that assume a loaded Q loaded → ∞, and is backed up by circuit simulations using ideal components where we used a simple LC filter [L 0 and C 0 in Fig. 1(a) ] at the output with Q loaded = 5 to demonstrate the effect of a limited loaded Q filter. At much higher Q loaded , simulation results and theoretical results match exactly.
In the simulations, a simple series RLC network was used to create the load mismatch for the PA. Then, in the equation Z = k R + jk R, given by (23), for any load mismatch (any k and k ), the real part of the PA load at all harmonics of the operating frequency is the same, while for the inductive (capacitive) mismatch, the imaginary part of the load scales up by n (down by n) at the nth harmonic. The Appendix deals with the effect of PA impedance at the harmonics of the operating frequency on the PA performance in more detail.
Components values, shown in Fig. 1 , are calculated according to K -design set elements in Table II for R = 20 , V DD = 1.2 V, and (ω 0 /2π) = 1.4 GHz and are listed in Table III. 1) Output Power: Using (30), the output power of the PA under load mismatch conditions normalized to P out,nom is
With (22) and (26), load-pull output power contours can be derived; these contours are shown in Fig. 4 with solid lines for two values of m and Q L . Fig. 4(a) shows that for a lossless switch (m = 0) and an ideal dc-feed inductor, for VSWR Z A up to 10, the output power can change by almost ±10 dB. Increasing m from 0 to 0.05, Fig. 4(b) , for Q L → ∞ changes this variation from about −8.5 dB to +2.4 dB. Reducing Q L to 25 further reduces this range [ Fig. 4(c) ]. Simulation results with ideal components and assuming Q loaded = 5 for the nominal load impedance are shown in Fig. 4 with dashed lines. Note that, e.g., at the right-hand side of the Smith charts, Q loaded is much lower than in the nominal case. Fig. 4 demonstrates a good agreement between the theory and the simulation results.
2) Efficiency: Load-pull power efficiency contours obtained from (20) are shown in Fig. 4(d)-(f) by solid curves. It can be seen that power efficiency drops from 100% to about 35% for m = 0, Q L → ∞, and VSWR Z A = 10. The power efficiency reduction using a lossy switch can be even worse: for VSWR Z A = 10 and m = 0.05, the efficiency can be reduced to less than 25%.
Two important observation can be made from Figs. 3 and 4. First, the load-pull contour for α = 0 shows that it is possible to sweep output power while keeping the efficiency high (100% in case of a lossless switch and an ideal dc-feed inductor). Second, ZVS and ZSS conditions do not necessarily provide the maximum efficiency in the case of a lossy switch [12] . Fig. 4(e) shows that by choosing the right values for α and β for m = 0.05 and Q L → ∞, the power efficiency can be increased up to 88% where the efficiency is about 80% under ZVS and ZSS conditions. Fig. 4 (e) and (f) shows that reducing Q L from ∞ to 25 reduces the efficiency for the both nominal and nonnominal loads; for m = 0.05 and the nominal load, the efficiency is reduced from 80.3% to 72.8%. Having the load-pull contours for the output power, shown in Fig. 4(b) and (c), on top of the corresponding efficiency contours, as shown in Fig. 4(e) and (f), shows that at 10 dB back-off, more than 80% efficiency can be obtained for Q L → ∞ while Q L = 25 reduces the 10-dB back-off efficiency to slightly more than 40%.
Simulation results with ideal components and Q loaded = 5 under nominal load condition are also shown in Fig. 4(d) -(f) with dashed curves. At the right-hand side of the Smith charts, Q loaded is much lower than in the nominal case, which yields significant transmission of higher harmonics. Because the power efficiency is derived for the fundamental harmonic, there the power efficiency decreases with lower Q loaded . For example, for m = 0 and load mismatch = 0.82 (VSWR Z A = 10), the calculated and simulated efficiencies are 66% and 56%, respectively. For Q loaded = 10, the power transmission at the second and third harmonics is lower and the simulated efficiency increases to 60%, and for Q loaded → ∞, the simulated efficiency approaches the calculated 66% efficiency.
3) Maximum and Minimum Switch Voltages: When the switch is OFF (dπ < ω 0 t < 2π), the maximum switch voltage contours 2 Fig. 6 . In circuit implementations, this may, e.g., forward bias parasitic diodes which in turn may inject current into the substrate, yields significant gradients in the substrate potential across the chip and yielding latch-up risks that may destroy the PA operation [33] , [34] when improperly handled. Circuit solutions such as used in [35] may be used to reliably handle these large negative voltages at the cost of circuit complexity and power efficiency. Section VI deals in more detail with the effects of (unintentially-due to load mismatch) forward biasing of, e.g., parasitic diodes on the behavior of SMPAs.
4) Maximum and Average Switch Currents:
When the switch is ON (0 < ω 0 t < dπ), the maximum switch current normalized to the maximum switch current under the nominal load condition 3 can be written as
In (34), (I smax /I 0 ) under mismatch conditions follows from (19) , (I smax,nom /I 0,nom ) is listed in Table II and (I 0 /I 0,nom ) is the ratio of the average switch/supply current (note that i s (t) = i L (t) = I 0 ) under mismatch conditions to that under the nominal load condition. Using η = (P out /(V DD I 0 )), it follows that
The (I smax /I smax,nom ) load-pull contours using (34) and (35) are shown in Fig. 7 . For small m and non-ZVS (α = 0), the maximum current occurs at t = 0 + . Fig. 7(a) shows the maximum switch current neglecting current spikes at the switching moment. Antenna load mismatch with VSWR = 10 can increase the maximum switch current up to (almost) three times that under nominal load conditions. This ratio increases for a higher Q L or a lower m; up to nine times for m = 0 and Q L → ∞. The normalized current spike at switching, in Fig. 7(b) , shows that for m = 0.05 and Q L = 25, the switching moment current can be 15 × as high as the maximum switch current under the nominal load condition. This ratio can be even higher for smaller values of m. Simulation results with Q loaded = 5 under the nominal load condition are shown in Fig. 7 as dashed curves. The load-pull contours for the average switch/supply current under load mismatch conditions normalized to that under nominal conditions are obtained from (35) and shown in Fig. 8 for m = 0.05 and Q L = 25. The difference between the theoretical results and the simulation results at the right-hand side of the Smith chart is due to the much lower Q loaded at this region of the Smith chart compared to the nominal load condition. It can be seen that toward the left side of the Smith chart, the average switch/supply current increases. For m = 0 and Q L → ∞, the ratio can be up to 10 for VSWR = 10.
V. RELIABILITY ISSUES AND SAFE OPERATING REGION
For a transistor operating in a class-E PA and designed to marginally handle the nominal switch voltage and switch current, high voltage or current stress will drastically reduce the lifetime [36] . Figs. 5 and 7 already showed that under load mismatch conditions, both the switch voltage and switch current can increase significantly with respect to the nominal load condition. A discussion into reliability and safe operating areas for class-E PAs is shown as follows. Two load-pull contours both of the maximum switch voltage normalized to V DD and of the maximum switch current normalized to that under nominal load condition are shown in Fig. 9 with solid and dashed lines, respectively. For this plot, it is assumed that the nominal PA is designed to have q = 1.412, d = 1, m = 0, Q L → ∞, and α = β = 0, similar to the case study in Section IV-C. Fig. 9 also shows two grayed regions. The inner (light gray) region is bounded by the V cmax = 3.65V DD contour and the I smax = I smax,nom contour; this region represents the impedances for which the maximum switch voltage and current are lower than those for the nominal load, corresponding to the safe operating region with 0% design margin. Adding 10% margin in both V cmax and I smax adds the dark gray region to the previously described safe operating region for 0% design margin. To prevent device performance degradation and lifetime issues, the impedance outside of the grayed areas should be avoided. Since the switch current at the switching moment depends heavily on the technology used and on the exact waveform of the driving voltage, it is not taken into account for the safe operating region, otherwise the safe operating region would have been smaller. Including the switch conduction loss (nonzero m) and dc-feed inductor loss (limited Q L ), the safe operating region can be extended at the cost of output power and efficiency, as discussed in Section IV.
The performance and the reliability related parameters of class-E PAs under load mismatch conditions were shown for q = 1.412 and d = 1. It is possible to adjust duty cycle d or parameter q to satisfy ZVS and/or ZSS conditions at different frequencies [37] or at different output power levels [29] . Section V-A shows the effect of load mismatch for different duty cycles and a short discussion on the effects of different q parameters.
A. Effects of the Parameters d and q
Output power and efficiency contours for a class-E PA (which is initially designed) for d = 0.75 and d = 1.4 are shown in Fig. 10 , for q = 1.412. The corresponding load-pull contours for a 50% duty cycle (d = 1) were shown in Fig. 4 . In Fig. 10 , it is assumed that m = 0, Q L → ∞, and that α = β = 0 for the nominal load condition. It can be seen that the shape of the power and efficiency contours is not much affected by the value of d but that the contours do rotate counterclockwise for increasing d. Simulation results with Q loaded = 5 for the nominal load impedance are shown as dashed curves in Fig. 10 . The relatively large differences between theory (Q loaded → ∞) and the simulations are due to a significant dependence of the harmonic content in the output signal to the load impedance (at much higher Q loaded , simulation results and theoretical results match exactly). An in-depth analysis is not provided here for length reasons. Similar contours can be plotted for different values of q. It can be shown that the shape of the contours hardly changes except for a rotation: clockwise rotation for higher q [18] . These contours are not shown here for the length reason.
VI. IMPACT OF NONIDEAL EFFECTS
Section IV presented load-pull analyses and the impact of load mismatch on output power, efficiency, and reliability, primarily from a mathematical point of view; these theoretical findings are exact for a loaded Q loaded → ∞. These theoretical findings were backed up by simulations that assumed a Q loaded = 5 for the nominal load condition, already showing the impact of finite Q loaded . Other nonidealities that were 
A. Shunting Negative Voltage Excursions Across the Switch
To show the impact of the limitation of the negative excursion of the switch voltage, let us assume a class-E PA with an ideal switch (m = 0) and ideal dc-feed inductor that was studied in Section IV-C. Fig. 6(a) shows load-pull contours for the minimum switch voltage. It can be seen that, in theory, the switch voltage can go to large negative values, e.g., to −8V DD for load mismatch = 0.82 151 • when m = 0 and Q L → ∞.
In actual circuit implementations, large negative voltage excursions across the switch transistor usually cannot occur due to two effects. First, the parasitic diode across the switch (e.g., the drain-bulk diode in bulk CMOS technologies), such as shown in Fig. 12(a) , is in forward for sufficiently negative voltages. Second, for sufficiently negative switch voltages, the switch transistors typically goes into conduction forming, e.g., a MOS diode for MOS switches (with source and drain interchanged). Both of these diodes can limit negative voltage excursions; usually one of the two is dominant (depending on V th ). The work in [15] explicitly adds an antiparallel diode to prevent negative voltage excursions across the switch (at the Assuming that the negative voltage excursions are hard-limited to, e.g., −0.5V DD by one of the limiting mechanisms described earlier, the simulated switch voltage, with limited negative voltage excursion (WLNE) and without limited negative voltage excursion (WoLNE), for two load mismatches = 0.82 = 90 • and = 0.82 = 151 • are shown in Fig. 12(b) and (c), respectively. In Fig. 12(b) and (c), also output power levels and efficiencies are reported for the four cases. Three observations can be made. First, the limitation on the negative voltage increases the effective duty cycle. Second, this can either reduce or increase power efficiency. Increased efficiency is due to reduced switching loss (smaller α) while the efficiency reduction results from conduction loss in the diode. Third, the maximum switch voltage and output power (and therefore switch current) are influenced.
B. Load-Dependent Switch Conduction Loss (m)
To simplify the analyses in Sections III and IV, the switch conduction loss was assumed to be constant during the time period that the switch was closed. In Section III, the switch current was shown to depend on the switching conditions (and as a result on the PA load). Also, in Fig. 8 , the average switch current under load mismatch conditions normalized to that under the nominal load condition was shown to be load dependent. This load-dependent average switch current results in a load-dependent average switch voltage across the switch during the time period that the switch is closed (v C,ON ) . Implemented by (MOS) transistors, the average switch ON-resistance depends on both the drive (gate-source) voltage as well as on the switch ON-voltage (drain-source voltage) [33] . Therefore, the switch ON-resistance changes under load mismatch.
For switches that employ a cascode structure with a fixed gate bias for the cascode device, the switch ON-resistance change can be severe. In this case, the increased average switch ON-voltage of the bottom transistor reduces the average gate-source voltage of the cascode device that increases the average switch ON-resistance. The accurate modeling of the average switch ON-resistance is beyond the scope of this paper. However, for the switch we implemented (see Section VII), the average switch ON-resistance is estimated for different PA loads from circuit simulations.
C. Load-Pull Contours
Now, combining these findings with the results from Sections IV and V-A yields the effect of load variations on the SMPA behavior from a theoretical point of view, including shunting negative voltage excursions and including the load-dependent m. For that purpose, the simplified model shown in Fig. 1(a) is considered with d = 1 and m = 0.05 for nominal conditions as a starting point. Then, the effective duty cycle and the effective m are estimated by fitting the load-pull simulations of the implemented PA in the 65-nm CMOS technology to the corresponding theoretical counterparts resulting from our model; for a limited yet enough number of PA loads, the parameters m (in the range of 0.05-0.1 with 0.005 step) and d (in the range of 1-1.4 with 0.025 step) were adjusted in our theoretical plots to have the best match between the simulated performance metrics (power and efficiency) and reliability related metrics (switch voltage waveform) of the implemented PA and these metrics as resulting from the theory. The resulting effective d and m contours are shown in Fig. 13(a) and (b), respectively.
In Fig. 13(a) , it was assumed that the negative voltage excursions are hard limited to, e.g., −0.5V DD (corresponding to the contour d eff = 1). In the lower part of the Smith chart (below the contour d eff = 1), the minimum switch voltage is higher than −0.5V DD , and hence, the effective duty cycle is equal to the nominal duty cycle d = 1. Toward the upper left corner on the Smith chart, the switch voltage tends to go more negative (see Fig. 6 ) resulting in the effective d contours in Fig. 13(a) . With the results from Section V-A, this yields the anticlockwise rotation of power, efficiency, and maximum voltage and current contours in only the parts on the Smith chart where d eff > 1.
The effective m contours are shown in Fig. 13(b) . Toward the upper and left side of the Smith chart, the effective m increases due to increased losses with longer forward biasing of the parasitic diode (or reverse conduction of the switch with a higher loss in the reverse mode) and increased average switch current, as shown in Fig. 8 . At the right and lower part of the Smith chart (below the contour m eff = 0.05), the effective m is equal to its nominal value m = 0.05.
These effective d and m contours yield the load-pull plots in Fig. 13(c)-(f) . In the load-pull plots, the solid curves are for the SMPA including the limited negative voltage and the load-dependent m; the dotted contours assume fixed parameters d = 1 and m = 0.05 for all the PA loads, already shown in Section IV-C. Fig. 13(c) and (d) shows that, toward the upper left corner of the Smith chart, the power contours with considering the limited negative voltage rotate in the counterclockwise direction and the efficiency is higher than for the case that d = 1 and m = 0.05. Toward the left side of the Smith chart, the increased switch condition loss reduces the output power as well as the efficiency compared to the case where m is fixed at 0.05. Fig. 13 (e) and (f) shows that the anticlockwise rotation of the contours reduces both the maximum switch voltage and the average current toward the upper left corner on the Smith chart which results in an extended safe operating region. Also, the reduced maximum switch voltage at the left side of the Smith chart for solid contours is due to the increased switch conduction loss. Since in the simulation of the implemented class-E PA as well as in the measurements, distinguishing between the resistive and capacitive current of the switch is not possible, no contours for the maximum switch current are shown.
VII. MEASUREMENTS
Finally, to show the correspondence between theoretical findings, simulations of idealized SMPAs, and measurements of an actual SMPA, this section presents measurement results of a circuit implemented in a standard 65-nm CMOS technology. The schematic of the class-E PA and driver 4 Table III ) is implemented by two parallel bond wires to provide a high quality factor (Q L ≈ 25). The tank capacitance C ≈ 4.4 pF at the switching node was implemented with the drain-bulk and gate-drain capacitances of the nMOS transistor. Also, a switch capacitor network was added to the switching node to (fine) tune the drain capacitance to the required value. The output filter (L 0 -C 0 ) and the matching network (L m -C m ) are implemented on the PCB; the total required inductance L 0 + L m ≈ 14 nH is partly implemented by bond wire inductances and partly by an off-chip discrete component. The matching network steps the 50-antenna load down to 20 . The output filter provides a loaded quality factor Q loaded ≈ 5 under the nominal load condition. The output of the matching network is connected to a Maury load tuner, capable of providing VSWR up to 40 at cross section AA. Due to the loss of the connector cable, the matching network, and the output filter, the VSWR is limited at cross section BB to 6.15 and 10 at the left and right-hand sides of the Smith chart, respectively. All PA load settings for the measurements at cross section BB are shown in Fig. 14 . For each of these settings, the output power, efficiency, and time-domain switch voltage are measured. Our presented load-pull contours are based (interpolated) on these settings.
Measured load-pull contours for normalized output power are shown in Fig. 15(a) together with theoretical contours for m = 0.05 and Q L = 25 (with taking the limited negative voltage and the load-dependent m effects into account). Under the nominal load condition, the PA provides 18.1-dBm output power from 1.2-V supply voltage at 1.4 GHz. Under load mismatch, a good agreement between theoretical output power contours and measurements can be seen. The small difference for high VSWRs is due to increased sensitivity of the measurements to parasitics. Measured efficiency contours are shown in Fig. 15(b) . Deviation of the measured contours from theoretical contours at the right-hand side of the Smith chart is mainly due to the limited loaded quality factor of the output filter (see the Appendix) which reduces the efficiency and also due to increased sensitivity of the measurements to parasitics at high VSWRs. However, the proposed theory can (quite) accurately predict the behavior of the class-E PA under load mismatch.
Measured normalized switch voltage contours are shown in Fig. 15(c) . The transient waveforms were measured using an N2803A active probe and an 80-GSa/s Agilent Oscilloscope. The inset at the right upper corner is measured under the nominal load condition. Ignoring the transient response of the probe, we have α ≈ 0 and β ≈ 0. For this nominal load, the maximum normalized switch voltage is (almost) 3.4V DD which results in ≈4 V maximum switch voltage for the 1.2-V supply voltage. Measured time-domain voltage of the switch for four nonnominal loads is also shown in Fig. 15(c) . In the lower part of the Smith chart, α is positive and increases toward the lower left corner. In the upper side of the Smith chart, α is negative and reduces toward the left-hand side; however, reverse conduction in the switch limits the negative switch voltage. Because of the limited Q loaded , the measured maximum switch voltage is slightly higher than the theoretical values, but the theoretical model is still capable of predicting the behavior of the PA under load mismatch. To prevent switch degradation (or break down) during measurements, the supply voltage was always tuned to have a maximum switch voltage 4 V for reliability and (hence) for reproducibility reasons. In postprocessing the measurements data, V DD was scaled to the 1.2 nominal value and it was assumed that P out ∝ V 2 DD which is according to the theory.
Measured average supply/switch current contours are shown in Fig. 15(d) . A good agreement between the measured contours and the theoretical counterparts can be seen. The chip photograph and PCB are shown in Fig. 16 .
VIII. CONCLUSION
Class-E PAs are typically designed for nominal conditions. However, e.g., antenna impedances are known to vary significantly due to changes in their EM environment, leading to practical VSWR numbers that are high as 10:1. In this paper, we presented mathematical load-pull analyses for class-E PAs complemented with simulations and measurements results.
It was shown that the performance of the PA as well as the reliability is heavily dependent on load mismatch. This paper demonstrates that with load mismatch, in large areas of the Smith chart, the switch voltage and/or the switch current exceeds the nominal value which may cause serious reliability issues; the remaining area then is the class-E PA's safe operating area. Taking into account design margins to handle larger-than-nominal voltages and currents, these safe operating areas on the Smith chart increase. Dependencies of the design set and safe operating area on the duty cycle d are also presented, giving, e.g., options to rotate and extend the safe operating area on the Smith chart to adapt to the actual load impedances. The theoretical findings were backed up with circuit simulations including most common nonidealities of class-E PAs as well as load-pull measurements of a class-E PA implemented in the 65-nm CMOS technology at 1.4 GHz.
APPENDIX EFFECT OF PA IMPEDANCE AT THE HARMONICS
The load tuner and the PA impedance settings at the fundamental harmonic were already shown in Fig. 14(b) . In Section IV-C, a deterministic impedance at the harmonics of the operating frequency was assumed for each load mismatch. However, measurements of the tuner impedance [at cross section AA in Fig. 14(a) ] at the harmonics of the operating frequency reveal that for a mismatch with reflection coefficient amplitude || at the fundamental harmonic, the amplitude of the reflection coefficient at the second and third harmonics can be in the range of ≤ ||. Assuming an arbitrary (and unknown) connection length (between the matching network and the antenna), can be any arbitrary angle. Therefore, it would be more practical to assume that the PA load at the second (and third) harmonic can occur at any place on the Smith chart. In our work, the effects of the higher harmonic than the third harmonic are negligible.
To examine the effects of the load current at the harmonics on the performance, we assume a load mismatch = 0.82 at the fundamental harmonic which is (close to) a worst case situation for sensitivity to harmonics among any mismatch yielding a VSWR ≤ 10. Then, we sweep the PA impedance at the second and third harmonics across the Smith chart in the range || ≤ 0.9 and then compare the simulated performance metrics with that of the calculated counterpart. For calculations (see Section IV-C), an infinite Q loaded was assumed (no load current at the harmonics). For simulations, the circuit with the components (Section IV-C) was employed. The loaded quality factor Q loaded at the fundamental harmonic and for the nominal load was set to 5.
The results of these simulations (for the second harmonic) are shown in Fig. 17 . Fig. 17(a)-(c) shows the relative error between the simulations and the theory for the output power, efficiency, and the normalized maximum switch voltage, respectively. The maximum relative error in the output power and the maximum switch voltage is 10% while the efficiency is more sensitive to the PA load at the second harmonic. It can be seen that the maximum error occurs at the right lower corner on the Smith chart. In this region, the capacitive part of the load at the second harmonic nulls the effect of the inductive impedance of the series filter and as a result reduces the PA impedance at the second harmonic.
Changing the third harmonic for the same mismatch on the fundamental, similar plots can be obtained. The maximum relative errors on the output power, efficiency, and the maximum switch voltage are lower than 1.5%. Similar plots can be generated for the other mismatches on the fundamental harmonic. For instance, for the nominal load at the fundamental frequency, sweeping the PA load at the second harmonic in the range || ≤ 0.9 results in atmost 8% error in the efficiency.
In conclusion, including harmonics in the load current would result in a much more complex model that adds a little accuracy in (especially) a few regions on the Smith chart. Such an extension of the model is, however, beyond the scope of this paper.
